New Account
Sign In
Home
Products
FPGA
LatticeECP3
LatticeECP2/M
LatticeECP & EC
LatticeSC/M
LatticeXP2
LatticeXP
MachXO
ispXPGA
FPSC
CPLD / SPLD
MachXO
ispMACH 4000ZE
ispMACH 4000V/B/C/Z
ispGAL
GAL
Clock Manager
ispClock5600A
ispClock5300S
ispClock5400D
Power Manager
POWR1220AT8
POWR1014/A
POWR6AT6
POWR607
ProcessorPM
Mature Devices
Design Software
Lattice Diamond
ispLEVER Software
ispVM System
ORCAstra
PAC-Designer
Mico32 Development Tools
Software Archive
Licensing
Intellectual Property
Dev Kits & Hardware
Development Kits
High-Performance FPGA
Non-Volatile FPGA
Low-Cost FPGA
CPLD Boards
Mixed Signal Boards
Interface Hardware
Mature Board Products
Programming Cables
3rd Party Programming
Desktop Programmer
Socket Adapters
Vertical Market Solutions
Solutions
Technology Solutions
PCI Express Solutions
Ethernet
Memory Interfaces
SONET/SDH
Market Solutions
Wireless
Industrial
Consumer
Automotive
Military and Aerospace
Video
Wireline
Security & Surveillance
Partners Solutions
Packaging and Lead Free
BGA
TQFP
RoHS - Lead Free
China RoHS
Support
Technical Support
Training
Events
Webcasts
Forums
Licensing
Design Services
Quality and Reliability
Part Number Guide
PCNs
Documents
Application Notes
Data Sheets
Handbooks
Installation Guides
Release Notes
System Diagrams
User Manuals
White Papers
Downloads
BSDL Models
DELPHI Models
Design Files
HSPICE Models
IBIS Models
IP and Reference Designs
Software
Sales
Americas
USA & Canada
Latin America
Asia / Pacific
Australia
China
India
Japan
New Zealand
South Korea
Taiwan & SE Asia
Europe and Africa
Online Store
Discontinued Devices
Store
Silicon Devices
Software, Cables & Boards
About Us
Press
Corporate News
Product News
Financial News
Articles
Comments
Newsletters
Company Profile
Corporate Management
Locations
Market Overview
Product Portfolio
Product Roadmaps
Operations Profile
Investor Relations
Careers
Legal
Contact Us
Home
>
Support
> Forums
Lattice Forums
In Detail
Training
Events
Webcasts
Forums
Design Services
Quality and Reliability
Part Number Guide
PCNs
Question & Answers
FPGAs, FPSCs, CPLDs and SPLDs:
LatticeECP3
LatticeECP2/M
LatticeEC/ECP
LatticeSC
LatticeXP2
LatticeXP
MachXO
FPSC and ORCA Series 4
CPLDs and SPLDs
ispXPGA
Mixed Signal Devices:
ispClock
Power Manager
Digital Interconnect (GDX2)
Other mixed signal devices
Design Tools and IP:
Lattice Diamond
ispLEVER
IP and Reference Designs
LatticeMico32
Lattice Diamond Known Issues
1.0
ispLEVER Known Issues
6.0
|
6.1
|
6.1 SP1
|
6.1 SP2
7.0
|
7.0 SP1
|
7.0 SP2
|
7.1
|
7.1 SP1
7.2
|
7.2 SP1
|
7.2 SP2
8.0
|
8.0 SP1
8.1
Other design tools
(ispVM, ispPAC, eval boards etc)
General Topics:
Programming
IBIS Models
Spice Models
Packaging
Reliability
RoHS/Lead Free
Timing
I/O's
Other Topics
Frequently Asked Questions
Lattice engineers answer customers' frequently asked questions. If you need to ask a question, please post in the forums above, or contact us at
techsupport@latticesemi.com
.
Design Software
PLL's, DLL's, Clock Routing
SERDES/PCS
PCI and PCIe
Intellectual Property
Programmable I/O
Memory Interface
Embedded Processors
Board Design
Programming/Configuration
Power Considerations
Mixed Signal-Clock
Mixed Signal-Power Manager
Search All Forums
Recent Threads
Mix and match different I/O logic types?
MachXO Control DK - original JED files?
Licensing
or2c40a PQFP 208 in ispLEVER Classic 1.4?
how many current should be applied to VCC1.8 during the LC4046ZE-7TN100C powerup
Timing Preferences & Strategy
What's the last four characters stand for in jed file.
Ressource usage by hierachical blocks